Abstract-This paper proposes a unified power quality conditioner (UPQC) configuration employing an LCL filter at front of shunt voltage source inverter (VSI). As compared to conventional UPQC with L filter at the front of the shunt VSI, the proposed UPQC provides improved compensation while using much smaller value of filter inductance. With the smaller filter inductance, voltage requirement of common dc link also gets reduced. It results in reduced switching losses in the series and shunt VSIs. Therefore, proposed UPQC achieves reduction in weight, cost, size, and losses while providing improved current compensation capability. Simulation results are presented to verify all the features.
tracking performance while using much lower value of passive components. Also, lower value of passive components ensures that the voltage drop across them is much less. Consequently, the dc link voltage requirement for the LCL filter based shunt VSI will be lesser compared to the L filter based shunt VSI.
Unfortunately, there is lack of literature dealing with the application of LCL filter in the UPQC operation. To fill this gap, this paper proposes a new UPQC configuration integrating an LCL passive filter at the front end of shunt VSI. As compared to conventional UPQC topologies, proposed configuration provides better compensation capability while using smaller value of filter inductance. Therefore, source current quality is improved while reducing the size, weight, and cost of the passive filter. Also, due to requirement of lower dc voltage by LCL filter, losses in both VSIs will decrease. Moreover, performance of the series VSI will also improve while using a smaller inductor.
II. PROPOSED AND CONVENTIONAL UPQC CONFIGURATION Equivalent circuit diagram of proposed UPQC configuration is shown in Fig. 1 . This consists of two VSIs with a common neutral point clamped dc-link between them. An LCL filter is connected at the front end of shunt VSI. The components R 1 and L 1 are resistance and inductance, respectively at the filter side, R 2 and L 2 are resistance and inductance, respectively at the grid side, and C is the filter capacitance forming LCL filter part in all three phases. A damping resistance R d is used in series with C to provide passive damping to the overall system. The elements L se , C se , and R se together form the ripple filter in all three phases which filters out the switching frequency components of the VSI. C dc is capacitance of both dc link capacitors, whereas a voltage of V dc is maintained across each of them.
Conventional UPQC topology connects an L filter at the front end of shunt VSI. Filter inductance and resistance of shunt VSI in each phase are given by L f and R f , respectively.
III. CONTROL OF THE UPQC A. Derivation of Reference Currents of Shunt APF
In this paper, instantaneous symmetrical component theory based control algorithm is used to compute reference filter currents (i * f 2j where j = a, b, c) [9] as follows:
where a, b, and c, respectively. The terms P lavg and P loss are average load power and total losses in the VSI, respectively. P lavg is calculated using a moving average filter as following:
where t 1 and T are any time instant and source time period, respectively. P loss is computed using a proportional-integral (PI) controller given as follows:
where K p , K i , and e vdc = 2 V dcref -(v dc1 + v dc2 ) are proportional gain, integral gain, and voltage error of the PI controller, respectively.
B. Derivation of Reference Voltages of Series APF
Series VSI in UPQC applications maintains load voltages balanced and sinusoidal during normal supply voltage as well as during voltage disturbances like sag, swell, unbalances, etc. Let three phase instantaneous balanced and sinusoidal reference voltages that need to be maintained at the load terminal are
In (4), V * l is reference load voltage magnitude (it is taken as nominal voltage i.e., 1.0 pu in this paper). The angle θ Complete block diagram of the UPQC controller is shown in Fig. 2 . The hysteresis control action is used for controlling the VSI switches [9] . IV. UPQC PARAMETERS DESIGN A. Design of Parameters of dc Link 1) Reference dc Link Voltage (V dcref ): Application of LCL filter at the shunt VSI results in significant reduction in filter inductance as compared to conventional UPQC scheme. Consequently, voltage drop across filter inductor reduces and enables proposed scheme to operate satisfactorily with a reduced dc link voltage. In present case, a dc link voltage of 400 V is chosen which provides satisfactory tracking performance.
2) Storage Capacitance (C dc ): It is chosen based on its ability to regulate voltage during transients. With S x as real power supplied by capacitor during transients, T as system time period, and n as number of cycles of transient, the maximum possible energy that capacitor can exchange with the load during transient will be n S x T . This energy will be equal to change in stored energy of the capacitor. Hence,
where V dc is maximum allowed voltage variation from V dcref during transients. Here, S x = 25% of total load power (15 kVA), V dcref = 400 V, n = 0.5, T = 0.02 s, and maximum change in dc link voltage during transient is ±10% of V dcref .
B. Design of Parameters of Shunt APF
Values of LCL filter components should be chosen considering the several constraints such as cost of inductor, ripple in 978-1-5090-4168-8/16/$31.00 ©2016 IEEE current, resonance frequency (f res ), choice of damping resistor (R d ), and attenuation at switching frequency (f sw ) [6] , [7] , [10] . Fig. 3 shows the single phase equivalent circuit of shunt VSI passive filter. Here, inductor L 1 is chosen for attenuation of lower order harmonics. Considering that only L 1 of LCL filter is used, its dynamics is given as
The value of inductance L 1 is chosen from a trade-off, which provides reasonably high switching frequency and sufficient rate of change of filter current, such that the VSI currents follow the reference currents. The inductor is designed to provide good tracking performance at maximum switching frequency which is achieved at the zero of the supply voltage in hysteresis current control (HCC) scheme [11] . Therefore, inductance L 1 is given by
where 2h c is allowable ripple in the current and f max is maximum switching frequency achieved by HCC. Here, a current ripple of 20% is taken while compromising ripple and inductor size [10] . Substituting values of ripple current and reference dc link voltage V dcref in (7) while keeping maximum switching frequency (f max ) at 10 kHz, value of L 1 will be 4.54 mH.
L 2 and C are designed for elimination of higher order harmonics. Without damping resistor while neglecting R 1 and R 2 , expression for the resonance frequency is given as follows:
where k = L 2 /L 1 . Resonance frequency must be greater than the highest order of harmonics current to be compensated. If highest harmonics order to be compensated is 30 and taking a variation of 20%, f res turns out to be 1800 Hz for a 50 Hz system. For ensuring low loss and high efficiency, a lower value of k is selected (k<1) [8] . A higher C will provide a low impedance path for harmonics, but will draw more reactive current from VSI which further increases loss in L 1 and IGBT switch. However, a smaller capacitance will not provide sufficient attenuation which in turn is compensated by selecting larger inductor. As a trade-off between these requirements, C = 10 µF is chosen. The value of k is found to be 0.438 using (8) . With this value of k, L 2 will be 2 mH. Equivalent impedance of the LCL filter approaches to zero at the resonance frequency (f res ) and system may become unstable. However, system can be made stable by inserting a resistance (R d ) in series with the capacitor. Usually, it is chosen more than the capacitive reactance at f res (X cres ) such that the damping losses are minimum while assuring that the sufficient resonance damping is provided to the system [12] .
C. Design of Parameters of Series APF
Single phase circuit diagram of passive filter of series APF is given in Fig. 4 . A detailed design procedure has been presented in following section [13] .
1) Design of Inductor (L se ): At any point of time, inductor dynamics is represented by following equation:
where i se = i s + i sw . Practically, source current variations are much slower as compared to the capacitor current. Therefore,
Assuming that the rate of change of capacitor current is same in both ON as well as OFF switching state, switching frequency f sw can be given as follows:
From Fig. 4 , voltage across the DVR is given as
Differentiating above equation with respect to time
The capacitor will draw negligible current at lower order harmonics, and will provide a low impedance path at higher order harmonics. Thus, voltage drop across the capacitor will be negligible at the higher order harmonics. Moreover, drop across resistor will be predominant at higher order frequencies and will be nearly equal to 2 h v . Hence, (13) becomes
Substituting (14) into (11) 
978-1-5090-4168-8/16/$31.00 ©2016 IEEE V dcref = 520 V, C dc = 2500 µF, (conventional scheme) L f = 23.6 mH, R f = 0.5 Ω Lse = 6.93 mH, Cse = 30 µF, Rse = 3.68 Ω UPQC parameters V dcref = 400 V, C dc = 2500 µF, (proposed topology)
5 Ω, C = 10 µF, Lse = 5.5 mH, Cse = 30 µF, Rse = 3.68 Ω
In above equation, maximum switching frequency can be achieved for v dvr = 0. Hence, filter inductance to limit maximum VSI frequency is given as following:
2) Design of Capacitor and Resistor (C se and R se ): As already mentioned, the values of capacitor and resistor are chosen such that the voltage drop across the resistor will be much more than that the voltage across capacitor at the higher order frequency component. Therefore, series filter circuit acts as a first order circuit and makes voltage-current relation linear.
With UPQC in operation, source will supply only fundamental positive component of load currents. Consider I s and I se as rated currents to be drawn from source and current rating of the series VSI, respectively. Therefore, maximum current that can flow through the series capacitor C se will be I sw = I 2 se − I 2 s . At fundamental frequency, the voltage drop across resistor is negligible as compared to the capacitor, whereas at higher frequencies the voltage drop across capacitor is negligible compared to resistor. Therefore, I sw can be divided into parts 1) fundamental current corresponding to voltage across capacitor (I sw1 ); and 2) switching frequency current (I swh ). Therefore, I sw = I 2 sw1 + I 2 swh . Neglecting voltage drop across resistor at fundamental frequency, voltage across capacitor is given as
Restricting total reactive current drawn by the capacitor to 5% of the rated load current, capacitor value will be
Further, neglecting capacitor voltage drop at higher frequency component, voltage across resistor is given as:
At the switching frequency, the rms value of V sw will be h v / √ 3. Restricting total current drawn by the resistor to 5% of the rated current, the value of resistor is given as 
V. SIMULATION RESULTS
Firstly, steady state compensation performance of conventional scheme is shown in Fig. 5 . As can be seen from the figure that the load voltages and source currents are balanced, sinusoidal, and in phase with the respective phases. However, these waveforms contain switching harmonic ripple component. Moreover, total dc link voltage is maintained at the reference value of 1040 V to achieve this compensation. Fig. 6 illustrates the steady state simulation waveforms for the proposed UPQC configuration. The waveforms of three phase source voltages, load voltages, source currents, load currents, shunt VSI currents, and voltage at dc link are shown in Figs. 6(a)-(f) , respectively. The load voltages and source currents are balanced, sinusoidal, and in phase with respective phases. Moreover, these waveforms have reduced switching ripple components as compared to the waveforms of conventional scheme as shown in Fig. 5 . Consequently, the filter currents injected at the load point have reduced harmonic ripple component in the proposed scheme. A total voltage of 800 V (400 V across each capacitor) is maintained at the common dc link of the VSIs, and it is sufficient to achieve improved compensation performance. For the comparison purpose, the percentage total harmonic distortion (THDs) level of source currents and load voltages in conventional and proposed UPQC schemes are given in Table II . It can be observed that the percentage THDs of source currents have been decreased in the proposed scheme. Further, Table III summarizes the details of filter inductances of passive filter components and total dc link voltage in both the schemes.
Proposed UPQC configuration is subjected to three phase voltage sag of 50% as shown in Fig. 7 . Compensated load voltages maintained at the reference voltage are given in 7(b), whereas voltages injected by the series transformer are shown in 7(c). These results show the capability of proposed scheme to effectively compensate for voltage disturbances.
VI. CONCLUSIONS
This paper proposes a UPQC configuration employing an LCL input filter at the front end of shunt VSI to mitigate voltage and current related PQ problems. Proposed UPQC has provided better current and voltage compensation with improved ripple attenuation capability while using reduced passive components. Moreover, appropriate reduction in common dc link voltage is also achieved. With the simulation results, it is verified that the proposed UPQC configuration is able to provide improved compensation while utilizing reduced size passive components and dc link voltage as compared with the conventional UPQC.
